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ABSTRACT: 
 
A digital system is tested and diagnosed during its lifetime on numerous occasions. Test and 
diagnosis must be quick and have very high fault coverage. One way to ensure this is to specify 
test as one of the system functions, so it becomes self test. The system has several PCBs, each of 
which, in turn has multiple chips. The system controller can activate self-test simultaneously on 
all PCBs. These test result help to isolate faulty chips and boards. In this project Linear Feedback 
Shift Register (LFSR) method has been used to generate pseudo random tests. This method uses 
very little hardware and is currently the preferred built in self test pattern generation method. 
Mentor Graphics Design architect tool was used for designing of circuit. It was also used for 
measuring power and delay associated with the circuit for different technologies.  
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                                                         INTRODUCTION 
 
A digital system is tested and diagnosed during its lifetime on numerous occasions. Test and 
diagnosis must be quick and have very high fault coverage. One way to ensure this is to specify 
test as one of the system functions, so it becomes self test. At the highest level of systems test, 
the testing function is frequently implemented in software. Many digital systems designed at 
AT&T circa 1987 had self-test, usually implemented in software. Its most common use was in 
maintenance and repair diagnostics. Although this approach provided flexibility, it also had 
disadvantages. The fault coverage and the diagnostic resolution of those software implemented 
tests were not as high as desired. The diagnostic resolution may be poor because the software 
must test parts that are difficult to test, and therefore it may not effectively determine which part 
is at fault. Also, software tests can be long, slow and expensive to develop. It is also most 
effective to consider testing as early in the design cycle as possible. These lead to schedule 
slippages for product introduction. 
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TRANSIENT SIMULATION AND MEASUREMENTS 
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TRANSIENT SIMULATION AND MEASUREMENTS 
  
 
Step 1:-Setting  the test bench for simulation 
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Step 2:- Simulation Settings – Library Settings 
Simulation mode is entered and then the library (ADK Kit) is set. 
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Sep 3:-Simulation Settings-Setup is then made for Transient analysis. 
 
 
Stop:-1 u 
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Step 4:-Simulation Settings- Ports for Wave Outputs are seleted 
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MEASUREMENT OF PROPAGATION DELAY(TPD) 
Here both Input and Output signals are selected. Ctrl key is used for multiple selection 
 
Select Menu->TPD 
 13
 
Vout_Delay is written in the label ->OK 
 
Run ELDO ->In the transcript we can see the 
Total Power Dissipation and also the Vout_Delay 
  
 
 
We can use the measurement for calculating the Average Voltage, Power etc. 
 15
 We can also measure the delay in the wave form viewer using “Measurement Tool” 
Click on the V (VIN) and click on the waveform database in the Measurement tool. 
Similarly for V (VOUT) 
 
Click on Apply and then close the Measurement tool in order to get the Below 
Screen. 
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CHAPTER 3 
 
 
RANDOM NUMBER GENERATORS 
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RANDOM NUMBER GENERATOR 
 
A digital system is tested and diagnosed during its lifetime on numerous 
occasions. Test and diagnosis must be quick and have very high fault coverage. One way 
to ensure this is to specify test as one of the system functions, so it becomes self test. At 
the highest level of systems test, the testing function is frequently implemented in 
software. Many digital systems designed at AT&T circa 1987 had self-test, usually 
implemented in software. Its most common use was in maintenance and repair 
diagnostics. Although this approach provided flexibility, it also had disadvantages. The 
fault coverage and the diagnostic resolution of those software implemented tests were not 
as high as desired. the diagnostic resolution may be poor because the software must test 
parts that are difficult to test, and therefore it may not effectively determine which part is 
at fault. Also, software tests can be long, slow and expensive to develop. It is also most 
effective to consider testing as early in the design cycle as possible. These lead to 
schedule slippages for product introduction 
.The benefit of BIST is lower test development cost, because BIST can be 
automatically added to a circuit with a CAD tool. Also, BIST generally provides a  90 to 
95% fault coverage, and even 99% in exceptional cases. The test engineer need no longer 
worry about back driving problem of in-circuit test, or how much memory is available in 
the ATE.BIST always requires added circuit hardware for a test controller to operate the 
testing process, design for testability hardware in the circuit to improve fault coverage 
during BIST, a hardware pattern generator to generate test-patterns algorithmically 
during testing, and some form of hardware response compactor to compact the circuit 
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 response during testing. The relative costs of added logic gates are declining, because 
hardware continue to become cheaper, but the relative costs of added long wires for test 
mode control are not really decreasing. Also, the test hardware can consume extra power, 
which is an additional cost. Since the BIST circuitry uses chip area, a final BIST cost is a 
decrease in the chip yield and chip reliability, due to the increased area. BIST feasibility 
for a system must be evaluated using benefit-cost analysis, in the context of assessing 
total life cycle costs. 
For design and test development, BIST significantly reduces the costs of 
automatic test-pattern generalizes (ATPG), also reduces the likelihood of disastrous 
product introduction delays because fully- designed system cannot be tested. Such a 
delay has occurred in the Intel Merced project due to unexpected delays in inserting 
testability hardware into the chip, and fabrication line problems. There is a slight cost 
increase due to BIST in design and test development,      because of the added time 
required to design and adds pattern generators, response compacters, and testability 
hardware. However, our experience is that this is less costly than test development with 
ATPC. 
 
 
 
 
 
 
 
 
 
 
The 
 19
 random number generator used in the project uses linear feedback shift register (LFSR) to 
generate pseudo random tests. This method uses very little hardware and is currently the 
preferred BIST pattern generation method. The circuit designed uses positive edge 
triggered D-Flip Flops as registers and a XOR Gate for implementing random number 
generation. 
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CHAPTER 4 
PROJECT SIMULATION 
 21
 CIRCUIT DESIGNED. 
 22
 Sub-Circuit of random number generator circuit: Positive edge triggered D-flip flop 
 23
 Sub-Circuit of D-Flip Flop: 3-input NAND Gate. 
 24
 Sub-Circuit of D-Flip Flop: 2-input NAND Gate 
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Power dissipation results of the circuit. 
 26
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CHAPTER 5 
 
 RESULTS AND CONCLUSION 
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RESULTS 
 
 
By applying the various technology the result obtained were as follows 
 
TECHNOLOGY POWER DELAY 
AMI05   82.46pwatts 16.459ns 
AMI12  83.00pwatts 10.688ns 
TSMC035  86.59pwatts 12.36ns 
TSMC025 375.54pwatts 14.78ns 
TSMC018 588.96pwatts 14.43ns 
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CONCLUSION 
 
From the results the various power and delay values for random number generator circuit 
was obtained. In ami technology class ami12 the delay was 10.688ns which is less as 
compared to ami05. Hence the former one was better for the designing the circuit. In 
tsmc technology class tsmc035 had the least power taken and the smallest propagation 
delay hence most suitable for the circuit designed. The tsmc018 technology has the least 
size hence can be preferred where the area of the hardware needed is small. 
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